

www.ti.com

SLLSE46 -SEPTEMBER 2010

# Quad Channel (Half X4 Lane) PCIe Redriver/Equalizer

Check for Samples: SN65LVPE504

#### FEATURES

- 4 Identical Channel PCIe Equalizer/Redriver
- Support for Both PCle Gen I (2.5Gbps) and Gen II (5.0 Gbps) Speed
- Selectable Equalization, De-emphasis, and Output Swing
- · Per Channel Receive Detect (Lane Detection)
- Selectable Receiver Electrical Idle Threshold Control
- Low Operating Power Modes
  - Supports Three Low-Power Modes to Enable up to 80% Lower Operating Power
- Excellent Jitter and Loss Compensation Capability to 50" of 4-mil SL on FR4
- Small Foot Print 42 Pin 9 × 3.5 TQFN Package
- High Protection Against ESD Transient
  - HBM: 6,000 V
  - CDM: 1,000 V
  - MM: 200 V

#### **APPLICATIONS**

 PC MB, Docking Station, Server, Communication Platform, Backplane and Cabled Application

# DESCRIPTION

The SN65LVPE504 is a quad channel, half four lane PCIe redriver and signal conditioner supporting data rates of up to 5.0Gbps. The device complies with PCIe spec revision 2.1, supporting electrical idle and power management modes.

# Programmable EQ, De-Emphasis and Amplitude Swing

The SN65LVPE504 is designed to minimize the signal degradation effects such as crosstalk and inter-symbol interference (ISI) that limits interconnect distance between two devices. The input stage of each channel offers selectable equalization settings that can be programmed to match loss in the channel. The differential outputs provide selectable de-emphasis to compensate for the anticipated distortion PCIe signal will experience. Both equalization and de-emphasis levels for all 4 channels are controlled by the setting of signal control pins EQ, DE and OS.

See Table 1 for EQ, DE and OS setting details.




Figure 1. Data Flow Block Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLSE46 -SEPTEMBER 2010

#### **DEVICE OPERATION**

#### **Device PowerOn**

Device initiates internal power-on reset after Vcc has stabilized. External reset can also be applied at anytime by toggling  $\overrightarrow{\text{RST}}$  <u>pin</u>. External reset is recommended after every device power-up. After 50 $\mu$ s (MAX) from the application of  $\overrightarrow{\text{RST}}$ , device samples the state of EN\_RXD, if it is set H device will enter Rx.Detect state where each of the four channels will perform Rx.Detect function (as described in PCIe spec). If EN\_RXD is set L, automatic RX detect function is disabled and all channels are enabled with their termination set to Z<sub>RX DC</sub>.

#### **Receiver Detection**

While EN\_RXD pin is H and device is not in reset state ( $\overline{RST}$  is H), LVPE504 performs RX.Detect on all its 4 channels indefinitely until remote termination is detected on at least one channel. When termination is detected on  $\ge 1$  CH, RX.Detect cycle is limited to 5 more tries on the other channels. At the end of 5<sup>th</sup> try those channels which failed to detect remote termination will be turned off to save power and their Rx termination is set to Z<sub>RX-HIGH</sub>. In the event device detects only three channels, all four channels are enabled.

Automatic Rx detection feature on all four channels can be forced off by driving EN\_RXD low. In this state all four channels input termination are set to  $Z_{RX DC}$ .

#### Standby Mode

This is low power state triggered by  $\overline{\text{RST}}$  = L. In standby mode receiver termination resistor for each of the four channels is switched to  $Z_{\text{RX-HIGH}}$  of >50 k $\Omega$  and transmitters are pulled to Hi-Z state. Device power is reduced to <10mW (TYP). To get device out of standby mode  $\overline{\text{RST}}$  is toggled L-H.

#### **Electrical Idle Support**

A link is in an electrical idle state when the TX± voltage is held at a steady constant value like the common mode voltage. LVPE504 detects an electrical idle state when RX± input voltage of the associated channel falls below  $V_{EID\_TH}$  min and stays in this state for at least 20ns. After detection of an electrical idle state in a given channel the device asserts electrical idle state in its corresponding TX. When RX± voltage exceeds  $V_{EID\_TH}$  max, normal operation is restored and output start passing input signal. Electrical idle exit and entry time is specified at < 8 ns (MAX).

Electrical idle support is independent for each channel, however to lower active power it is possible to slave electrical idle function from channel 1 to CH2-CH4. This mode is selected by driving PS2 to H.

#### Power Save Features

Device supports three power save modes as below:

1. Standby Mode

This mode can be enabled from any state (Rx detect or active) by driving  $\overline{RST}$  L. In this state all 4 channels have their termination set to  $Z_{RX-HIGH}$  and outputs are at Hi-Z. Device power is 10mW (MAX).

2. Auto Low Power Mode

This mode is enabled when PS1 pin is tied H and device has been in active mode, i.e., past Rx detect state for >250ms (TYP). In this mode anytime  $Vin_{diff_p-p}$  falls below selected  $V_{EID_TH}$  for a *given channel* and stays below  $V_{EID_TH}$  for >1 $\mu$ s, the associated CH enters auto low power (ALP) mode where power/CH is reduced by >80% of normal operating power/CH. A CH will exit ALP mode whenever  $Vin_{diff_p-p}$  exceeds max  $V_{EID_TH}$  for that channel. Exit latency from ALP state is 30ns max. To use this mode link latency will need to account for the ALP exit time for N\_FTS. ALP mode is handled by each channel independently based on its input differential signal level, unless slave mode is activated (PS2=H) when CH1 controls SQ detect of other channels based on its signal level.

3. Slave Power Mode

This mode is activated by driving PS2 high. Under normal operation squelch detection is handled by each channel independently. In slave mode SQ detection for CH2, CH3 and CH4 are turned off and squelch function is slaved to that of CH1. By turning off squelch detection circuitry for three of the four channels device saves power. To use this feature user must ensure all channels operate simultaneously





#### **Squelch Control**

Controls electrical idle detect threshold level. Three levels are supported as shown in Table 1.

#### **Beacon Support**

With its broadband design, the SN65LVPE504 supports low frequency Beacon signal (as defined by PCIe 2.1 spec) used to indicate wake-up event to the system by a downstream device when in L2 power state. All requirements for a beacon signal as specified in PCI Express specification 2.1 must be met for device to pass beacon signals.






Figure 2. LVPE504 Typical Applications

Copyright © 2010, Texas Instruments Incorporated

SLLSE46 -SEPTEMBER 2010



www.ti.com

#### **DEVICE INFORMATION**




Figure 3. Flow-Through Pin-Out

#### **PIN FUNCTIONS**

PIN	1	I/O TYPE	DESCRIPTION
NO.	NAME	NOTTPE	DESCRIPTION
HIGH SPEED D	IFFERENTIA	L I/O PINS	
3	RX1+		
4	RX1–		
6	RX2+		
7	RX2–		Non-inverting and inverting CML differential input for CH 1 and CH 4. These pins are tied to an internal voltage
11	RX3+	I, CML	bias by dual termination resistor circuit
12	RX3–		
14	RX4+		
15	RX4–		
36	TX1+		
35	TX1-	0.044	Non-inverting and inverting CML differential output for CH 1 and CH 4. These pins are internally tied to voltage
33	TX2+	O, CML	bias by termination resistors
32	TX2–		

4 Submit Documentation Feedback



SLLSE46 -SEPTEMBER 2010

PIN	FUNCTIO	NS (continued)
-----	---------	----------------

PIN			
NO.	NAME	I/O TYPE	DESCRIPTION
HIGH SPEED DI		L I/O PINS (co	ntinued)
28	TX3+		
27	TX3-		Non-inverting and inverting CML differential output for CH 1 and CH 4. These pins are internally tied to voltage
25	TX4+	O, CML	bias by termination resistors
24	TX4–		
DEVICE CONTR	OL PIN		
40	EN_RXD	I, LVCMOS	Sets device operation modes per Table 1. Internally pulled to VCC
42	PS2	I, LVCMOS	Tying pin to VCC slaves CH2-4 electrical idle and Rx.Detect function to CH1. Internally pulled to GND
18	PS1	I, LVCMOS	Select auto-low power save mode per Table 1. Internally pulled to GND
20	SQ_TH <sup>(1)</sup>	I, LVCMOS	Squelch threshold level select pin for electrical idle detect per Table 1 Internally pulled to VCC/2
39	RST	I, LVCMOS	Reset device, input active Low. Internally pulled to VCC
SIGNAL CONDI	TIONING PIN	IS <sup>(1)</sup>	
21	DE	I, LVCMOS	Selects de-emphasis settings for CH 1-CH 4 per Table 1. Internally pulled to Vcc/2
19	EQ	I, LVCMOS	Selects equalization settings for CH 1-CH 4 per Table 1. Internally pulled to Vcc/2
41	OS	I, LVCMOS	Selects output amplitude for CH 1-CH 4 per Table 1. Internally pulled to Vcc/2
POWER PINS			·
1,9,17,22,30,38	VCC	Power	Positive supply should be 3.3V ± 10%
5,8,10,13, 26,29,31,34û	GND	Power	Supply ground

(1) Internally biased to Vcc/2 with >200k $\Omega$  pull-up/pull-down. When 3-state pins are left as NC, board leakage at the pin pad must be < 1  $\mu$ A otherwise drive to Vcc/2 to assert mid-level state.

#### **Table 1. Control Pin Settings**

OU	TPUT SWING (	CH1-CH4) at 5Gb	ps	SQUELCH 1	HRESHOLD (CH1-CH4)
0	5	TRANSITION BI (TYP n		SQ_TH	MIN DIFFERENTIAL INPUT (CH1-CH4)
0		80	0	0	47 mVpp
NC ( <b>de</b>	efault)	92	9	NC ( <i>default</i> )	61 mVpp
1		104	47	1	83 mVpp
OUTPL	JT DE-EMPHAS	SIS (CH1-CH4) at	5Gbps	INPUT EQU	ALIZATION (CH1-CH4)
DE	OS = NC	OS = 0	OS = 1	EQ	Equalization dB (at 5Gbps)
NC ( <i>default</i> )	-3.4dB	-2.1dB	-4.6dB	0	0
0	-6.2dB	-4.9dB	-7.2dB	NC	7 ( <b>default</b> )
1	-10.3dB	-9.2dB	-11dB	1	15
	EN	_RXD	DE		
		0	Set input termin	nation to Rx_DC	
		1	Perform Rx det	ect after power up	
	Ī	RST	DE		
		0	Device in stand	by state, inputs set to Hi-Z	
		1	Device in active	e mode	
		PS1	DE		
		0	Auto-low powe	r mode disabled ( <i>default</i> )	
		1	Auto-low powe	r mode enabled	
		PS2	DE		
		0	Electrical Idle a	and Rx Detect independent for (	CH1-CH4 ( <i>default</i> )
		1	CH2-CH4 Elect	trical Idle and Rx Detect slaved	to CH1

Copyright © 2010, Texas Instruments Incorporated

5





www.ti.com

#### **ORDERING INFORMATION**<sup>(1)</sup>

PART NUMBER	PART MARKING	PACKAGE
SN65LVPE504RUAR	LVPE504	42-pin RUA Reel (large)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI (1) web site at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT
Supply voltage range <sup>(2)</sup>	V <sub>CC</sub>	–0.5 to 4	V
Voltago rongo	Differential I/O	–0.5 to 4	V
Voltage range	Control I/O	-0.5 to VCC + 0.5	V
	Human body model <sup>(3)</sup>	±6000	V
Electrostatic discharge	Charged-device model <sup>(4)</sup>	±1000	V
	Machine model <sup>(5)</sup>	±200	V
Continuous power dissipation	on	See Thermal Table	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential voltages, are with respect to network ground terminal. (2)

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-B

Tested in accordance with JEDEC Standard 22, Test Method C101-A Tested in accordance with JEDEC Standard 22, Test Method A115-A (4)

(5)

#### **THERMAL INFORMATION**

		SN65LVPE504	
	THERMAL METRIC	TQFN (42 PINS)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	30	
$\theta_{\text{JCtop}}$	Junction-to-case (top) thermal resistance	12	
$\theta_{JB}$	Junction-to-board thermal resistance	10	°C/W
ΨJT	Junction-to-top characterization parameter	0.5	-0/00
ΨJB	Junction-to-board characterization parameter	9	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	4.7	

#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	ТҮР	MAX	UNITS
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
C <sub>COUPLING</sub>	AC Coupling capacitor	75		200	nF
	Operating free-air temperature	-40		85	°C



#### **ELECTRICAL CHARACTERISTICS**

under recommended operating conditions

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DEVICE PARAM	IETERS					
I <sub>CC</sub>		RST, DEx, EQx, OS = NC, EN_RXD = NC, K28.5pattern at 5 Gbps, VID = 1000mVp-p		174	190	
ICC <sub>Slave</sub>		$\begin{array}{l} PS2 = Vcc; \begin{tabular}{l} RST, DEx, EQx, OS = NC, \\ EN_RXD = NC, K28.5 \ pattern \ at \ 5 \ Gbps, \\ V_{ID} = 1000mV_{p-p} \end{array}$		161	175	
ICC <sub>ALP</sub>	Supply current	When auto-low power conditions are met, PS1 = $V_{CC}$		27	32	mA
ICC <sub>ALP _Slave</sub>		PS1, PS2 = VCC and link in EID state		14	18	
ICC <sub>NO_CONNECT</sub>		EN_RXD = 1 No termination detected on any CH		2.5		
ICC <sub>stdby</sub>		RST = GND			0.1	
	Maximum data rate				5	Gbps
AutoLP <sub>ENTRY</sub>	Auto low power entry time	Electrical idle at input, Refer to Figure 7		1		μs
AutoLP <sub>EXIT</sub>	Auto low power exit time	After first signal activity, Refer to Figure 7			30	ns
t <sub>ENB</sub>	Device enable time	$\overline{\text{RST}} 0 \rightarrow 1$		5	50	μs
t <sub>DIS</sub>	Device disable time	$\overline{\text{RST}} 1 \rightarrow 0$		0.1	2	μs
T <sub>RX.Detect</sub>	Rx.Detect start event	EN_RXD = 1, Time to start Rx Detect after power up		6		μs
CONTROL LOGI	IC	+	l			
V <sub>IH</sub>	High level Input Voltage		1.4		Vcc	V
V <sub>IL</sub>	Low Level Input Voltage		-0.3		0.5	V
V <sub>HYS</sub>	Input Hysteresis			150		mV
I <sub>IH</sub>	High Level Input Current	OS, EQ, DE, SQ_TH, PS1, PS2 = $V_{CC}$ EN_RXD, $\overline{RST}$ = $V_{CC}$			30 1	μA
		PS1, PS2 = GND	-1		1	
IIL	Low Level Input Current	PS1, PS2 = GND OS, EQ, DE, SQ_TH, EN_RXD, $\overline{RST} = GND$	-30			μA
RECEIVER AC/D		00, EQ, DE, 0Q_111, EN_11XD, 1101 - 010D	-30			
Vin <sub>diff_p-p</sub>	RX1-RX4 Input voltage swing	AC coupled differential signal (5Gbps)	100		1200	mVp-p
	Max Rx total timing error	At device pin (5Gbps)	100		0.4	UI
T <sub>RX_TJ</sub> T <sub>RX_DJ</sub>	Max Rx deterministic timing error	At device pin (5Gbps)			0.4	UI
V <sub>CM_RX</sub>	RX1-RX4 Common mode voltage		0		3.6	V
Vin <sub>COM_P</sub>	RX1-RX4 AC peak common mode voltage				150	mVP
Z <sub>RX_DC</sub>	DC single ended impedance		40	55	60	Ω
Z <sub>RX_Diff</sub>	DC Differential input impedance		80	98	120	Ω
Z <sub>RX_High</sub>	DC Input high impedance	Device in standby mode. Rx termination not powered measured with respect to GND over 200 mV max	50	75		kΩ
		Measured at receiver pin: SQ_TH = NC		61		
V <sub>EID_TH</sub>	Electrical idle detect threshold	SQ_TH = 1	58	83	107	mVpp
-		SQ_TH = 0		47		
	<b></b>	50 MHz – 1.25 GHz	10	15		
RL <sub>RX-DIFF</sub>	Differential return loss	1.25 GHz – 2.5 GHz	8	11		dB
RL <sub>RX-CM</sub>	Common mode return loss	50 MHz – 2.5 GHz	9	14		dB

SLLSE46 -SEPTEMBER 2010

# **ELECTRICAL CHARACTERISTICS (continued)**

under recommended operating conditions

V <sub>TXDIFF_P-P</sub> c TDE C Z <sub>TX_diff</sub> C RL <sub>diff_TX</sub> C	C/DC Differential peak-to-peak butput voltage De-emphasis level De-emphasis width DC Differential impedance Differential return loss	$RL = 100\Omega \pm 1\%$ , $OS = NC$ , transition Bit $RL = 100\Omega \pm 1\%$ , $OS = GND$ transition Bit $RL = 100\Omega \pm 1\%$ , $OS = VCC$ transition Bit $RL = 100\Omega \pm 1\%$ , $DE=NC$ , $OS = 0,1,NC$ $on$ -transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 0,1,NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 0,1,NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 0,1,NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 0,1,NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 1$ and NC seeTable 1)At 5 GbpsDefined during signaling	866 -3.0 -5.5 -9.0	929 800 1047 620 456 288 -3.4 -6.2 -10.3	<u>    1031</u> <u> </u>	mV
V <sub>TXDIFF_P-P</sub> c T <sub>DE</sub> C Z <sub>TX_diff</sub> C RL <sub>diff_TX</sub> C	De-emphasis level De-emphasis width DC Differential impedance	$RL = 100\Omega \pm 1\%$ , $OS = GND$ transition Bit $RL = 100\Omega \pm 1\%$ $OS = VCC$ transition Bit $RL = 100\Omega \pm 1\%$ , $DE=NC$ , $OS = 0,1,NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 0,1,NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 0,1,NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 0,1,NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 1, NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 1, NC$ on-transition bit $At 5$ Gbps	-3.0 -5.5	800 1047 620 456 288 -3.4 -6.2	-4.0 -6.5	
V <sub>TXDIFF_P-P</sub> c T <sub>DE</sub> C Z <sub>TX_diff</sub> C RL <sub>diff_TX</sub> C	De-emphasis level De-emphasis width DC Differential impedance	$RL = 100\Omega \pm 1\%$ OS = VCC transition Bit $RL = 100\Omega \pm 1\%$ , DE=NC, OS = 0,1,NC on-transition bit $RL = 100\Omega \pm 1\%$ , DE=OS = 0,1,NC on-transition bit $RL = 100\Omega \pm 1\%$ , DE=OS = 0,1,NC on-transition bit $OS = NC$ (Figure 9) for OS = 1 and NC see Table 1)At 5 Gbps	-5.5	1047 620 456 288 -3.4 -6.2	-6.5	
VTXDIFF_P-P d	De-emphasis level De-emphasis width DC Differential impedance	$RL = 100\Omega \pm 1\%$ , $DE=NC$ , $OS = 0,1,NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 0,1,NC$ on-transition bit $RL = 100\Omega \pm 1\%$ , $DE=OS = 0,1,NC$ on-transition bit $OS = NC$ (Figure 9) for $OS = 1$ and $NC$ see Table 1) $At 5$ Gbps	-5.5	620 456 288 -3.4 -6.2	-6.5	
VTXDIFF_P-P C T <sub>DE</sub> C Z <sub>TX_diff</sub> C RL <sub>diff_TX</sub> C	De-emphasis level De-emphasis width DC Differential impedance	on-transition bit $RL = 100\Omega \pm 1\%$ , DE=OS = 0,1,NC on-transition bit $RL = 100\Omega \pm 1\%$ , DE=OS = 0,1,NC on-transition bitOS = NC (Figure 9) for OS = 1 and NC see Table 1)At 5 Gbps	-5.5	456 288 3.4 6.2	-6.5	
T <sub>DE</sub> C Z <sub>TX_diff</sub> C RL <sub>diff_TX</sub> C	De-emphasis width DC Differential impedance	$RL = 100\Omega \pm 1\%, DE=OS = 0,1,NC \text{ on-transition bit}$ $OS = NC \text{ (Figure 9) for OS = 1 and NC see}$ $Table 1)$ $At 5 \text{ Gbps}$	-5.5	288 3.4 6.2	-6.5	dB
T <sub>DE</sub> C Z <sub>TX_diff</sub> C RL <sub>diff_TX</sub> C	De-emphasis width DC Differential impedance	OS = NC (Figure 9) for OS = 1 and NC see Table 1) At 5 Gbps	-5.5	-3.4 -6.2	-6.5	dB
T <sub>DE</sub> C Z <sub>TX_diff</sub> C RL <sub>diff_TX</sub> C	De-emphasis width DC Differential impedance	Table 1)	-5.5	-6.2	-6.5	dB
T <sub>DE</sub> C Z <sub>TX_diff</sub> C RL <sub>diff_TX</sub> C	De-emphasis width DC Differential impedance	Table 1)				dB
Z <sub>TX_diff</sub> C	DC Differential impedance	At 5 Gbps	-9.0	-10.3	10.0	20
Z <sub>TX_diff</sub> C	DC Differential impedance				-10.6	
RL <sub>diff_TX</sub> [		Defined during signaling		0.9		UI
RL <sub>diff_TX</sub> [	Differential return loss		80	100	120	Ω
	Differential return loss	f = 50 MHz – 1.25 GHz	10	20		
		f = 1.25 GHz – 2.5 GHz	8	13		dB
RL <sub>CM TX</sub> C	Common mode return loss	f = 50 MHz – 2.5 GHz	6	12		dB
	TX short circuit current	TX± shorted to GND		44	90	mA
	Transmitter DC common-mode voltage	Allowed DC CM voltage at TX pins		1.8	2.2	V
	TX AC common mode voltage at Gen II speed	$Max(V_{d+} + V_{d-}) / 2 - Min(V_{d+} + V_{d-}) / 2$		30	100	mVp
	TX AC common mode voltage at Gen I speed	$RMS(V_{d+} + V_{d-})/2 - DC_{AVG}(V_{d+} + V_{d-})/2$		3	20	mV
	Absolute Delta DC CM voltage during active and idle states	IV <sub>TX_CM_DC [L0]</sub> – VTX_CM_DC [L0 <sub>s</sub> ] I	0		100	mV
V <sub>TX CM-DC-Line-</sub> A	Absolute delta of DC CM voltage between D+ and D-	IV <sub>TX_CM_DC-D+</sub> [L0] - V <sub>TX_CM_DC-D-</sub> [L0] I	0		25	mV
	Electrical idle differential peak putput voltage	$ V_{TX-Idle-D+} - V_{TX-Idle-D-} ,$ LP filtered to remove any DC component	0	1	20	mVp
	DC electrical idle differential output voltage	$IV_{TX\_idle\text{-}D\text{+}} - V_{TX\_idle\text{-}D\text{-}}I,$ LP filtered to remove any AC component		1.9		mV
	Voltage change to allow receiver detect	Positive voltage to sense receiver			600	mV
t <sub>R</sub> ,t <sub>F</sub> C	Output rise/fall time	De-Emphasis = 0 dB, OS = NC (CH 0 and CH 1) 20%-80% of differential voltage at the output	30	55	70	ps
t <sub>RF_MM</sub> C	Output rise/fall time mismatch	De-Emphasis = 0dB, OS = NC (CH 0 and CH 1) 20%-80% of differential voltage at the output			20	ps
T <sub>diff_LH</sub> , T <sub>diff_HL</sub> E	Differential propagation delay	De-Emphasis = 0dB (CH 0 and CH 1). Propagation delay between 50% level at input and output		280	350	ps
T <sub>INTRA_SKEW</sub> C	Output skew (same lane)	5 Gbps			15	ps
	Lane to lane skew	5 Gbps	-25		25	ps
	dle entry and exit times	See Figure 5			8	ns
	Minimum time in EID		20			ns
	N AT GEN II SPEED					
TX <sub>DJ</sub> <sup>(1)</sup>		At point A1 in Figure 8, EQ/DE=NC, OS=HIGH		25	60	
	Residual deterministic jitter	At point A2 in Figure 8, EQ/DE=NC, OS=LOW		26	60	ps p-
	•	At point B in Figure 8, EQ/DE=NC, OS=HIGH		27	60	
TX <sub>RJ</sub> F	Residual random jitter	D24.3 pattern at point A1/A2/B in Figure 8			0.1	psrm

8 Submit Documentation Feedback


Copyright  $\ensuremath{\textcircled{\sc o}}$  2010, Texas Instruments Incorporated



www.ti.com



SLLSE46 -SEPTEMBER 2010





#### Copyright © 2010, Texas Instruments Incorporated



SLLSE46 -SEPTEMBER 2010

www.ti.com




Figure 8. Jitter Measurement Setup




Figure 9. Output De-Emphasis Levels




# SN65LVPE504

#### **TYPICAL CHARACTERISTICS**


#### **TYPICAL EYE DIAGRAM AND PERFORMANCE CURVES**

- Input Signal Characteristics VID = 1000mVpp, DE = –3.5 dB, Pattern = K28.5
- Device Operating Conditions: VCC = 3.3 V, Temp = 25°C
- All trace are 4 mils
- PCIe Gen I and Gen II compliance mask shown


### AT GEN II SPEED




Input Trace = 4", Output Trace = 8" EQ = 0 dB, OS = 833 mVpp, DE = -1.9 dB Figure 10.



Input Trace = 4", Output Trace = 16" EQ = 0 dB, OS = 1166 mVpp, DE = -4.9 dB Figure 11.



Input Trace = 4", Output Trace = 28" EQ = 0 dB, OS = 1166 mVpp, DE = -7.4 dB Figure 12.




Input Trace = 16", Output Trace = 4" EQ = 0 dB, OS = 833 mVpp, DE = -1.9 dB Figure 13.



SLLSE46 -SEPTEMBER 2010


www.ti.com






Input Trace = 28", Output Trace = 4" EQ = 7 dB, OS = 833 mVpp, DE = -1.9 dB






Input Trace = 36", Output Trace = 4" EQ = 7 dB, OS = 833 mVpp, DE = -1.9 dB






Input Trace = 48", Output Trace = 4" EQ = 15 dB, OS = 833 mVpp, DE = -1.9 dB **Figure 16.** 

#### AT GEN I SPEED



Input Trace = 4", Output Trace = 8" EQ = 7 dB, OS = 833 mVpp, DE = -1.9 dB Figure 17.





Input Trace = 4", Output Trace = 16" EQ = 7 dB, OS = 1166 mVpp, DE = -4.9 dB Figure 18.





# SN65LVPE504

SLLSE46 -SEPTEMBER 2010












Input Trace = 28", Output Trace = 4" EQ = 15 dB, OS = 833 mVpp, DE = -1.9 dB Figure 21.



Input Trace = 16", Output Trace = 4" EQ = 7 dB, OS = 833 mVpp, DE = -1.9 dB Figure 20.



Input Trace = 36", Output Trace = 4" EQ = 15 dB, OS = 833 mVpp, DE = -1.9 dB Figure 22.



Input Trace = 48", Output Trace = 4" EQ = 15 dB, OS = 833 mVpp, DE = -1.9 dB Figure 23.

www.ti.com	
	Texas Instruments

11-Apr-2013

# PACKAGING INFORMATION

(1) (2) (3) (1) (1) (1) (1) (1) (2) (2) (2) (3)	Sampl	LVPE504	-40 to 85	Level-2-260C-1 YEAR	CU NIPDAU	Green (RoHS & no Sb/Br)	RUA 42 3000	42	RUA	WQFN	ACTIVE	SN65LVPE504RUAR
	Samp	1 op-side markings (4)	op Teilip ( c)	(3) (3)		(2)	Package Qty		e Packag Drawing	Раскаде тур	(1)	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**OBSOLETE:** TI has discontinued the production of the device.

information and additional product content details. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability

**TBD:** The Pb-Free/Green conversion plan has not been defined.

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that

in homogeneous material) Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature

continuation of the previous line and the two combined represent the entire Top-Side Marking for that device (4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis





# PACKAGE MATERIALS INFORMATION

www.ti.com


3-Aug-2017

#### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All	dimensions	are	nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVPE504RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION


3-Aug-2017



\*All dimensions are nominal


Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN65LVPE504RUAR	WQFN	RUA	42	3000	367.0	367.0	38.0	

# **MECHANICAL DATA**




- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.











- - Β. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated